

## **Securing the Airwaves**

## Emulation, Fuzzing, and Reverse Engineering of iPhone Baseband Firmware

Bruno, Luca, Rachna {bruno,glockow,rachna}@srlabs.de



## Nice to meet you :)

| Bruno  | Luca  | Rachna  |
|--|---|---|
| Produit  | Glockow   | Shriwas   |
| <ul> <li>Background in low-level security and cryptography</li> <li>Experience in fuzzing, telco and hardware hacking</li> <li>GitHub @brunoproduit</li> </ul> | <ul> <li>Background in<br/>application and<br/>device security</li> <li>Experience in<br/>hacking hard- and<br/>software in telco</li> <li>GitHub @luglo</li> </ul> | <ul> <li>Background in device testing, fuzzing and code assurance</li> <li>GitHub @rachsrl</li> </ul> |

## We start where other research projects stopped

 Unlike other baseband implementations, Qualcomm leverages a fully-custom architecture known as Hexagon [...]
 Unfortunately, tooling for this architecture is sparse, and especially full-system emulators are lacking.

**Hernandez et al. 2022**, "FirmWire: Transparent Dynamic Analysis for Cellular Baseband Firmware"

## We investigate the other chip everyone has in their pocket

#### Our goals



#### **Create Transparency**

Understand, document, and share Hexagon security insights



# Enable vulnerability research


Help secure Qualcomm-based phones against exploitation



**Release Tooling** Open source fuzzing setup and tooling for Hexagon basebands



The Qualcomm baseband exposes multiple interfaces, making it vulnerable to diverse attacks



Existing baseband research does not cover Hexagon baseband full system emulation

|                           |  | 🕹 Emulation | Fuzzing | O Hexagon |
|---------------------------|--|-------------|---------|-----------|
| Reverse<br>Engineer       | <ul> <li>Reversing Hexagon: Burke 2018 [1]</li> <li>Reversing DIAG: Esage 2020 [2]</li> </ul>              |             |         |           |
| Hardware<br>Fuzz          | <ul> <li>Fuzzing on Hexagon hardware:<br/>Gong &amp; Zhang 2021 [3]</li> </ul>                             |             |         |           |
| Emulation<br>Fuzz         | <ul> <li>Advanced rehosted baseband fuzzing:<br/>Maier et al 2020 [4], Hernandez et al 2022 [5]</li> </ul> |             |         |           |
| Emulation<br>Hexagon Fuzz | The gap we want to fill  |             |         |           |

[1] Burke 2018, <u>A Journey into Hexagon</u>

- [2] Esage 2020, Advanced Hexagon DIAG
- [3] Gong & Zhang 2021, In-Depth Analyzing and Fuzzing for Qualcomm Hexagon Processor

[4] Maier et al. 2020, BaseSAFE: baseband sanitized fuzzing through emulation

#### Security Research Labs

[5] Hernandez et al. 2022, FirmWire: Transparent Dynamic Analysis for Cellular Baseband Firmware

## Agenda

## Introduction: Hexagon baseband

From research to tooling

Demo: Fuzzing Hexagon

Opening up baseband security

Hexagon is a whole new DSP-focussed CPU architecture, prompting research from the ground again

| Challenges for researchers           |  | Design<br>Highlights | <ul> <li>Optimized for parallel execution (VLIW)</li> <li>DSD enceiplined (we general CDLL)</li> </ul>  |  |  |
|--------------------------------------|--|----------------------|---|--|--|
| Custom CPU<br>architecture           | <ul> <li>Lacks support in<br/>most tooling</li> <li>Tedious to reverse</li> </ul>                        |                      | <ul> <li>DSP-specialized (vs general CPU)</li> <li>Quirky registers (chicken, duck, goose)</li> <li><sup>6</sup> #ifndef _HEXAGONTYPES_H_<br/>473 typedef enum global_register_t</li> <li><sup>502</sup> G_REG_ACC1,<br/>503 G_REG_CHICKEN,<br/>504 G_REG_STFINST,</li> </ul> |  |  |
| Custom OS and<br>software stack      | <ul> <li>Proprietary tooling</li> <li>Adaptation of<br/>common attack<br/>techniques required</li> </ul> |                      | <ul> <li>Privilege mode separation: monitor, guest, user</li> <li>Instruction packets, group of parallel instructions</li> <li>A2_addi         <ul> <li>J2_call</li> </ul> </li> </ul>  |  |  |
| Custom<br>communication<br>protocols | <ul> <li>No free tooling or<br/>documentation exists</li> </ul>  |                      | A2_tfrsi<br>}<br>J2_cmpeq   |  |  |

## Agenda

Introduction: Hexagon baseband


## From research to tooling

Demo: Fuzzing Hexagon

Opening up baseband security



## We need the firmware and a customized emulator to run Hexagon on a different machine



# The firmware is the initial step in our emulation effort



#### Screenshote

| Step                | Details   | Screenshots   |   |
|---------------------|---|---|---|
| Obtain<br>firmware  | <ul> <li>Download publicly accessible iOS IPSW<br/>firmware files (e.g. from ipsw.me)</li> </ul>                    | <b>i</b> PSW Downloads  |   |
|                     | <ul> <li>Extract baseband bundle from the IPSW<br/>archive and identify QUALCOMM DSP6</li> </ul>                    | 1 2   | 3 4   |
|                     | executable (qdsp6sw.mbn)  | Choose an IPSW for  | or the iPhone 14 Pro  |
|                     |   | IPSWs O   | TAs Device Information  |
|                     |   | Signed IPSW files can be restored via iTunes. Unsig   | ned IPSWs cannot currently be restored via iTunes.  |
|                     |   | Signed IPSWs  |   |
|                     |   | ✓ iOS 18.5 (22F76)  | 12th May 2025 9.33 GB   |
|                     |   |   |   |
| Analyze<br>firmware | <ul> <li>Identical strings confirm, firmware shares code</li> <li>Build on the same Qualcomm Hexagon SDK</li> </ul> | <pre>glockow@clout:~\$ hexagon-strings 503mod<br/>In task 0x%x, Assertion qurtos_heap_ptr<br/>In task 0x%x, Assertion qurtos_heap_ptr<br/>In task 0x%x, Assertion qurtos_heap_ptr<br/>In task 0x%x, Assertion qurtos_heap_ptr<br/>In task 0x%x, Assertion qurtos_heap_ptr</pre> | glockow@clout:~\$ hexagon-strings qdsp6s<br>In task 0x%x, Assertion qurtos_heap_ptr<br>In task 0x%x, Assertion qurtos_heap_ptr<br>In task 0x%x, Assertion qurtos_heap_ptr<br>In task 0x%x, Assertion qurtos_heap_ptr<br>In task 0x%x, Assertion qurtos_heap_ptr |
|                     |   | Router firmware   | iPhone firmware   |


# Finding (Q)emu: Qualcomm works on Hexagon full system emulation



| Screen | shots |
|--------|-------|
|--------|-------|

| Step                | Details   | Screenshots   |
|---------------------|---|---|
| Find full<br>system | <ul> <li>hexagon-softmmu not supported by<br/>QEMU</li> </ul>                 |   |
| emulator            | <ul> <li>QEMU fork maintained by Qualcomm<br/>Innovation Center</li> </ul>    |   |
|                     | <ul> <li>hexagon-softmmu implementation on<br/>WIP branch</li> </ul>          | QEMU 10.0.50 monitor - type 'h<br>(qemu) QURT kernel started  |
| Run emulator        | Compile and run qemu-system-hexagon   | QURT kernel init cache params<br>Boot logs in QEMU  |
|                     | \$ qemu-system-hexagon -monitor<br>stdio -display none -kernel<br>qdsp6sw.mbn | <pre>qurt_printf(s_QURT_kernel_started_fe11a57e);<br/>prob_set_boot_status(0x19);<br/>iVar8 = qurt_printf(s_QURT_kernel_init_cache_t<br/>FUN_fe112a10(iVar8,param_2,iVar7,ppuVar13,para<br/>uVar6 = FUN_fe118a20();</pre>   |
| Progress boot       | <ul> <li>More logs appear in reversed firmware code</li> </ul>                | <pre>uVar4 = 0;<br/>DAT_fe108300 = 1;<br/>some_struct_contruction_subtree<br/>(uVar6, param_2, -0x1ef7d00, ppuVar13, p<br/>(char)in_R31, param_7);<br/>uVar11 = (undefined)param_2;<br/>prob_set_boot_status(0x1a);<br/>iVar7 = qurt_printf(s_QURT_root_task_started_1);<br/>uVar5 = rtane_relatent tractiveary uvartities.</pre> |
|                     |   | Boot logs in decompiled code  |

Without QEMU modification, firmware boot fails with only two lines of output



# We control the machine but not its software reversed bug hunting




#### Screenshots

| Step                 | Details  | Screenshots   |
|----------------------|--|---|
| Dynamic<br>Debugging | <ul> <li>Reading the source and QEMUs logging<br/>infrastructure is extremely helpful</li> </ul>   |   |
| Example<br>problem   | <ul> <li>Boot is stuck without error</li> <li>\$ qemu-system-hexagon -display<br/>none -kernel qdsp6sw.mbn -d mmu</li> <li>TLB issue and its location indicated by<br/>QEMU logs</li> <li>TLB index out of bounds</li> <li>Unexpected behaviour triggered</li> </ul> | <pre>hexagon_tlb_fill: tid = 0x0, pc = 0xfe002f20,<br/>e = 4, MMU_DATA_LOAD , probe = 0, MMU_KERN<br/>TLB miss RW exception (0x6) caught: Cause code<br/>0xfe002f20, BADVA = 0xfe104a88<br/>hex_tlb_lock: 0<br/>TLB logs during emulation</pre> |
| Fix                  | <ul> <li>Identify max used TLB size</li> <li>Modify<br/>target/hexagon/hex mmu.h</li> </ul>  | #define NUM_TLB_ENTRIES 192<br>TLB size in QEMU machine definition  |


Hacking around the TLB size yields one more line of boot log



Patch for our device



## After the emulator runs, we deeply inspect the firmware with Ghidra



# Reversing the firmware with Ghidra involves modifying the memory map



Compare disassembly Train Ghidra manually

| Step                                       | Details  | Screenshots   |   |               |   |
|--|--|---|---|---------------|---|
| Problems with<br>reversing<br>using Ghidra | <ul> <li>Use Ghidra with Hexagon plugin</li> <li>Misidentified memory segments</li> <li>Requires manual correction</li> </ul>  |   |   |               |   |
| Fix: Configure<br>memory map<br>manually   | <ul> <li>Memory segments defined by<br/>QEMU machine</li> <li>Extract memory segment<br/>details from the firmware<br/>(mtree)</li> <li>Adjust memory map to set<br/>correct start and end addresses<br/>for the segments</li> </ul> | (qemu) info mtree<br>address-space: cpu-memory-0<br>address-space: cpu-memory-1<br>address-space: cpu-memory-2<br>address-space: cpu-memory-3<br>address-space: cpu-memory-5<br>address-space: memory<br>000000000000000000-fffffffffffffffffff | segment_20<br>config_table.rom<br>fast<br>vctm.ram<br>qutimer<br>l2vic<br>qutimer_views<br>segment_4<br>segment_31<br>_elfHeader<br>elfProgramHeaders<br>cpz.ram<br>unallocated_0<br>lpddr4.ram | unallocated_0 | elfProgramHe<br>cpz.ram::91ff<br>unallocated_0<br>lpddr4.ram::f |
| > Security Re                              | esearch Labs   |   |   |               | 17  |

# Comparing the disassembled code with Hexagon tools output refines the reversing efforts



Compare disassembly Train Ghidra manually

| <ul> <li>Gap: Ghidra misses registers, memory<br/>addresses and VLIW boundaries</li> </ul>                                | LAB_c0312040 XREF[1]:<br>c0312040 04 60 00 7c { A2_combineii R5R4 0x0 0x1<br>c0312044 01 40 00 78 A2_tfrsi R1 0x0  |
|---|--|
| <ul> <li>Poor readability: Opcodes are less<br/>readable compared to objdump output</li> </ul>                            | c0312044 01 40 00 78       A2_trisi       R1 0X0         c0312048 81 41 01 3c       S4_storeirb_io       R1 0x3 0x1         c031204c 02 c8 01 3c       S4_storeirb_io       R1 DAT_00000010 0x2         c0312050 06 40 c2 91 {       L2_loadrd_io       R7R6 R2 0x0         Disassembled in Ghidra with hexagon-plugin |
| <ul> <li>Validate: Use Hexagon SDK's tool<br/>hexagon-llvm-objdump to validate<br/>disassembled code in Ghidra</li> </ul> | c0312040:       04 60 00 7c       7c006004 {       r5:4 = combine(#0,#1         c0312044:       01 40 00 78       78004001       r1 = #0         c0312048:       81 41 01 3c       3c014181       memb(r1+#3) = #1         c031204c:       02 c8 01 3c       3c01c802       memb(r1+#16) = #2 }                        |
| <ul> <li>Update the register names in Ghidra, if needed</li> </ul>  | c0312050:       06 40 c2 91       91c24006 {       r7:6 = memd(r2+#0)         Disassembled with hexagon-llvm-objdump (official Hexagon-SDK tool)   |
|   | <ul> <li>Validate: Use Hexagon SDK's tool<br/>hexagon-llvm-objdump to validate<br/>disassembled code in Ghidra</li> <li>Update the register names in Ghidra, if</li> </ul>   |

# Renaming structs and functions in Ghidra takes time but enhances code comprehension



| Step                         | Details   | Screenshots   |
|------------------------------|---|---|
| Refine<br>function<br>naming | <ul> <li>Manually rename functions based on<br/>our knowledge and the print statements<br/>in the code</li> </ul> | <pre>&gt; f prob_set_boot_status<br/>&gt; f prob_set_clade2_cfg_base<br/>&gt; f prob_task_indexing<br/>&gt; f process_kill<br/>&gt; f qmi_time_client_connect<br/>Renamed functions in Ghidra</pre>   |
| Define data-<br>structs      | <ul> <li>Configure data types and structs based<br/>on open-source code and header<br/>definitions</li> </ul>     | Data Type Manager          Image: Provide the partition of the partition of the part thread thread the part thread thread thread the part thread thread the part thread th |
| Analyze<br>register states   | <ul> <li>Analyze runtime register values using<br/>QEMU to compare with the code logic</li> </ul>                 | <pre>(qemu) info registers CPU#0 TID 0 : General Purpose Registers = {     r00 = 0x00000000     r01 = 0x00000000     r02 = 0x001c0071     r03 = 0x0000000c Runtime memory analysis</pre>  |

# Bonus: Mapping boot flow with the decompiled code calls for automation



Train Ghidra manually

| Step                   | Details  | Screenshots  |  |
|------------------------|--|--|--|
| Capture the boot trace | <ul> <li>Capture full trace with QEMU monitor<br/>and save to a file</li> </ul>                                      | <pre>fe102b3c 00 c0 41 a0 { Y2_dccleaninva fe102b40 00 c0 81 91 { L2_loadri_io fe102b44 00 c0 9f 52 { J2_jumpr </pre>  | R1<br>param_1 R1=>DAT_fe100044 0x0<br>R31  |
|                        | ./qemu-system-hexagon -kernel qdsp6sw.mbn<br>-monitor stdio -d exec 2>trace.txt                                      | * FUNC<br>*/*/*/*/*/*/*/*/*/*/*/*/*/*/*/*/*/*/*/   |  |
| Create a               | Parse the trace using a Python script  | assume immext = 0xfffffff<br>assume pkt_next = 0xfe102b4c<br>assume pkt_start = 0xfe102b48<br>uint R0:4 <return><br/>uint R0:4 param_1</return>  | 3  |
| Ghidra script          | <ul> <li>Highlight: Color each memory address<br/>reached during the boot process</li> </ul>                         | FUN_fe102b48<br>fe102b48 02 c0 86 6e { Y2_tfrscrr<br>fe102b4c 00 40 7f 00 { A4_ext<br>fe102b50 00 cc 02 de S4_andi_asl_ri  | XREF[2]: FUN<br>FUN<br>R2 S6_SSR<br>0x7f00000<br>R2 0x7f00000 0xc                              |
| Optimize the script    | <ul> <li>Scale: Update script to support multiple threads</li> <li>Different colors for different threads</li> </ul> | <pre>fe102b54 a2 cc 40 8e { S2_lsr_i_r_or fe102b58 01 c0 82 6c { Y2_tlbp fe102b5c 00 5f 01 85 { S2_tstbit_i fe102b60 00 c8 5f 53 J2_jumprtnew fe102b64 00 c8 01 8d { S2_extractu fe102b68 00 c0 9f 52 { J2_jumpr fe102b6c e0 ff df 78 { A2_tfrsi fe102b70 00 c0 9f 52 { J2_jumpr</pre> | R2 param_1 0xc<br>R1 R2<br>P0 R1 0x1f<br>P0 R31<br>param_1 R1 0x8 0x0<br>R31<br>R0 -0x1<br>R31 |
|                        | <ul> <li>Different colors for different threads</li> </ul>   | Colored opcodes in Ghidra  |  |

# We can now follow along emulator execution in our Ghidra setup



| RESEARCHER USED<br>RUNTIME<br>INSPECTION! V |
|---|


| fe10c080 4a 75 fe 5b { J2_call                 | prob_set_boot_status   |
|--|--|
| fe10c084 00 c3 00 78 A2_tfrsi                  | uVar4 0x18   |
| fe10c088 14 59 00 5a { J2_call                 | <pre>qurt_printf</pre>                                       |
| fe10c08c 95 46 e1 0f A4_ext                    | <pre>s_0x%x,_BADVA:_0x%x,_SSR:_0x%x,_SP_fe11a53b+5</pre>     |
| fe10c090 c0 c7 00 78 A2_tfrsi                  | <pre>uVar4=&gt;s_QURT_kernel_started_fe11a57e s_QURT_k</pre> |
| fe10c094 40 75 fe 5b { J2_call                 | prob_set_boot_status   |
| fe10c098 20 c3 00 78 A2_tfrsi                  | uVar4 0x19   |
| fe10c09c 0a 59 00 5a { J2_call                 | <pre>qurt_printf</pre>                                       |
| fe10c0a0 96 46 e1 0f A4_ext                    | s_RT_kernel_started_fe11a57e+2                               |
| fe10c0a4 60 c2 00 78 A2_tfrsi                  | <pre>iVar8=&gt;s_QURT_kernel_init_cache_params_fe11a59</pre> |
| fe10c0a8 b4 f4 00 5a { J2_call                 | FUN_fe112a10   |
| fe10c0ac ba e4 01 5a { J2_call                 | FUN_fe118a20   |
| fe10c0b0 0c 42 e1 0f { A4_ext                  | DAT_fe108300   |
| fe10c0b4 02 c0 00 78 A2_tfrsi                  | uVar12=>DAT_fe108300 DAT_fe108300                            |
| fe10c0b8 5c 6b 00 5a { J2_call                 | <pre>some_struct_contruction_subtree</pre>                   |
| <pre>fe10c0bc 01 c0 42 3c S4_storeiri_io</pre> | uVar12=>DAT_fe108300 0x0 0x1                                 |
| fe10c0c0 2a 75 fe 5b { J2_call                 | prob_set_boot_status   |
| fe10c0c4 40 c3 00 78 A2_tfrsi                  | iVar8 0x1a   |
| fe10c0c8 f4 58 00 5a { J2_call                 | qurt_printf  |
| fe10c0cc 96 46 e1 0f A4_ext                    | s_RT_kernel_started_fe11a57e+2                               |
| fe10c0d0 40 c6 00 78 A2 tfrsi                  | iVar8=>s OURT root task started fe11a5b2 s OUR               |
| <pre>fe10c0d4 a6 ee ff 5b { J2_call</pre>      | clade_related  |
| fe10c0d8 4c f1 ff 5b {                         | clade_related2   |

#### *Colored opcodes in Ghidra reached during the boot flow*

| <pre>prob_set_boot_status(0x18);</pre>  |
|---|
| <pre>qurt_printf(s_QURT_kernel_started_fe11a57e);</pre>   |
| <pre>prob_set_boot_status(0x19);</pre>  |
| <pre>iVar8 = qurt_printf(s_QURT_kernel_init_cache_params_fe11a593);</pre>                                   |
| <pre>FUN_fe112a10(iVar8,param_2,iVar7,ppuVar13,param_5,param_6);</pre>                                      |
| uVar6 = FUN_fe118a20();   |
| uVar4 = 0;  |
| DAT_fe108300 = 1;   |
| <pre>some_struct_contruction_subtree</pre>  |
| (uVar6,param_2,-0x1ef7d00,ppuVar13,param_5,param_6,unaff_R16,unaff_R17,unaff_R30,                           |
| (char)in_R31,param_7);  |
| uVar11 = (undefined)param_2;  |
| <pre>prob_set_boot_status(0x1a);</pre>  |
| <pre>iVar7 = qurt_printf(s_QURT_root_task_started_fe11a5b2);</pre>  |
| <pre>uVar5 = clade_related((char)iVar7,uVar11,uVar4,(char)ppuVar13,(char)param_5,(char)param_6,</pre>       |
| CONCAT44(unaff_R17,unaff_R16),CONCAT44(in_R31,unaff_R30));  |
| <pre>clade_related2(uVar5,uVar11,uVar4,(char)ppuVar13,(char)param_5,(char)param_6,unaff_R16,unaff_R17</pre> |
| ,unaff_R30,(char)in_R31,param_7,param_8);   |

Matching decompiled code

We can observe different compression mechanisms in the firmware, our next stage to tackle



Various proprietary compression algorithms slow the pace of reverse engineering efforts



Decompressio

Skip decompression




**Deltacompress**: Used to compress data in Qualcomm firmware; tools available for decompression



**Q6zip**: Used to compress code in Qualcomm firmware; tools available for decompression



**CLADE**: Replaces Q6zip; requires CLADE dict and config for decompression





Security Research Labs

**CLADE2**: Enhanced version of clade; utilizes hardware for decompression

#### CLADE compression algorithm

The manual decompression of clade section achieves partial progress, but full resolution requires additional analysis



Decompression

Skip decompression

| Step                               | Details  | Screenshots  |   |
|------------------------------------|--|--|---|
| Decompress<br>firmware<br>sections | <ul> <li>Binwalk and binutils identify compressed sections</li> <li>Public tooling decompresses sections successfully</li> </ul> | Entropy<br>1.0<br>0.6<br>0.4<br>0.2<br>0.0<br>0.0<br>0.2<br>0.4<br>0.2<br>0.4<br>0.5<br>0.6<br>0.8<br>0.6<br>0.8<br>0.6<br>0.8<br>0.6<br>0.8<br>0.8<br>0.8<br>0.8<br>0.8<br>0.8<br>0.8<br>0.8  |   |
| Import<br>sections with<br>Ghidra  | <ul> <li>Add decompressed sections with Ghidra<br/>Memory Manager</li> </ul>   | Binwalk output of iPhone basebook          m::d7ffffff         ??         ??          m::d800000         ??         ??          m::d800001         ??         ??          m::d800002         ??         ??          m::d800003         ??         ??          m::d800005         ??         ??          m::d800005         ??         ??          m::d8000005         ??         ??          m::d8000006         ??         ??          m::d8000005         ??         ??          m::d8000006         ??         ??          m::d8000006         ??         ??          m::d8000008         ??         ??          m::d8000009         ??         ??          m::d8000009         ??         ??          m::d8000009         ??         ??          m::d8000000         ??         ?? | FUN_d8000000         Mathematical         Mathematical           G8000000         b8 58 01 5a { J2_call         FUN_d800b170           d8000004         00 c0 00 78         A2_tfrsi         R0 0x0           d8000008         14 c0 0c 10 { J4_cmpeq         R20 0x0 LAB_d8000030           d800000c         8a 4c 30 5b { J2_call         SUB_d7981920           d8000010         21 40 15 b8         A2_addi         R1 R21 -0x7fff           d8000018         42 eb 12 78         A2_tfrsi         R2 0x255a           d8000012         00 62 30 73 { A4_combi         R1R0 R16 0x10           d8000012         00 62 30 78         A2_tfrsi         R2 0xe004b700           d8000020         dc 52 00 0e         A4_ext         0xe004b700           d8000024         a2 43 00 78         A2_tfrsi         R3 0x255e           d800002c         60 e5 ff 5b { J2_call         SUB_d7ffcaec |
|                                    |  | Before decompression   | After decompression   |

# Using hexagon-lldb, enables dynamic analysis on the firmware




| Step                   | Details   | Screenshots  |
|------------------------|---|--|
| Manual flow correction | Start emulation ↓   | init static mapping: ppn 0x00005780, vpn 0x00005780, pages 0x00000040<br>init static mapping: ppn 0x00004900, vpn 0x00004900, pages 0x00000010<br>finished static mem<br>App Images Init         |
|                        | Emulate until eternal loop/crash  | Finished initializing memory areas   |
|                        | Reverse engineer failed codeflow<br>Set breakpoint in LLDB and hotfix codeflow<br>Continue booting<br>In user No<br>mode<br>? Yes | [(11db) sysstatus<br>modectl: 0x003d003f<br>bestwait: 0x1ff / 511 (dec)<br>schedcfg: 0x0000010f - int #0f / 15 (dec), EN:enabled<br>syscfg: 0x0095807f<br>TID Prio Mode Priv Cause Set Unset<br> |
|                        | Done: User mode reached   |  |

Connecting LLDB to QEMU, we can solve code flow errors and skip parts where needed





## After controlling the flow manually, we want full control and fuzzing with LibAFL



# LibAFL's QEMU provides exactly what we need but merging it with Hexagon QEMU is hard

Details



Instrumentation

Screenshots

### libafl-qemubridge

Step

- Hooks for control flow manipulation
  - Snapshots of the process
  - User mode emulation implemented for hexagon
  - **No common ancestor** with Hexagon QEMU


Merge branches manually

- **Diff bridge** against QEMU base version
- Apply diff on Hexagon QEMU
- Fix compile errors

# Feature integration

 Patch in support for Hexagon system mode support

#### LibAFL QEMU Process



LibAFL QEMU architecture diagram

# LibAFL provides hooks, which we use to instrument the baseband boot procedure

Details

Step



0: 0x900dc000-->0x90100000

0: 0x09000000-->0x0a000000

1 name HWIO\_POOL pool cb3c4570 island 0, collapse\_type 0 Using configured ranges for pool index 1; number of ranges 1

11 name CLADE\_DICT pool cb3c4e30 island 0, collapse\_type 0 Found requested Pool ID in overrides\_size 8\_pool id 11

Boot logs after control flow manipulation

| Screenshot |
|------------|
|------------|

| Define<br>breakpoints                | <ul> <li>Rust function hook in the fuzzer to handle breakpoints</li> <li>Introspection in common functions like printf</li> <li>JSON configuration for breakpoints</li> </ul> | <pre>"breakpoints": [     {         "name": "qurt_println",         "address": "0xfe10f2b0",         "handler": "HandlePrintln"     }, JSON config</pre>   |
|--------------------------------------|---|--|
| Compare with<br>disassembled<br>code | <ul> <li>Colored trace analysis guides flow<br/>manipulation</li> </ul>   | QURT kernel started<br>QURT kernel init cache params<br>QURT root task started<br>DLPager_rw_swap_vaddr a0000000, DLPager_rw_swap_size 50000<br>QuRTOS heap init: start cb3bc000 size 0x80000<br>QuRTOS ISLAND heap init: start bfea0200 size 0x2800   |
| Control flow<br>manipulation         | <ul> <li>Boot optimizations by skipping memory zeroing and device initialization functions</li> <li>Boot progression</li> </ul>   | Init memory pools<br>Found Virtual Pool in overrides. size 124, pool id 4096<br>Adding pages 0x00001000->0x0000bfe00 to Default Virtual pool.<br>0 name DEFAULT_PHYSPOOL pool cb3c4490 island 0, collapse_type<br>Found requested Pool ID in overrides. size 88, pool id 0<br>Using over-ride ranges for pool index 0; number of ranges 10 |



# Creating a harness requires taming a 108MB proprietary codebase

Details



#### Screenshots

| odebase   |  |
|-----------|--|
| avigation |  |

Step


- 70k strings, 30k functions most without references
- Cross reference with source code from SDK and internet
- Utilize Ghidra scripting to recover function names
- Compare with Qualcomm tooling e.g. QXDM monitoring

| Thread Name    | Thread ID | Proirity | PID | MCPS | Delta CPU % | Total CPU % | Stack Size (bytes) |
|----------------|-----------|----------|-----|------|-------------|-------------|--------------------|
| ml1_mgr        | 148       | 98       | 0   | 0.9  | 0.16        | 0.24        | 9216               |
| RFLM_QLNK_OFD1 | 106       | 51       | 0   | 0.79 | 0.18        | 0.21        | 4088               |
| LFW_SCHD_CMN_1 | 3052      | 27       | 0   | 0.51 | 0.09        | 0.13        | 8112               |
| VSTMR irq40    | 20d2      | 77       | 0   | 0.48 | 0.12        | 0.13        | 8192               |
| RFLM_CCS       | f7        | 33       | 0   | 0.4  | 0.1         | 0.1         | 4016               |
| rf_fe          | 176       | 99       | 0   | 0.36 | 0.11        | 0.09        | 32768              |
| gsm_msgr_t1    | 142       | 99       | 0   | 0.29 | 0.07        | 0.08        | 4608               |
| slpc_worker    | 17d       | 131      | 0   | 0.32 | 0.07        | 0.08        | 8192               |
| Prof TP        | 25d04a    | 124      | 0   | 0.25 | 0.07        | 0.07        | 4096               |
| GFW_GENERIC_1  | 106e      | 40       | 0   | 0.23 | 0.15        | 0.06        | 8192               |
| GFWRF_TRIG2_A0 | 1070      | 27       | 0   | 0.23 | 0.1         | 0.06        | 4096               |
| GFWRF_TRIG1_A0 | 1071      | 27       | 0   | 0.23 | 0.06        | 0.06        | 4096               |
| DPC_Task       | 1000      | 126      | 0   | 0.47 | 0.05        | 0.06        | 4096               |
| RFLM_QLNK      | 107       | 33       | 0   | 0.18 | 0.05        | 0.05        | 4088               |
| gsm_rr         | 120       | 164      | 0   | 0.18 | 0.04        | 0.05        | 384                |


Running processes in QXDM

With integration of LibAFL we successfully boot the Hexagon baseband and are ready to fuzz





# With this setup we are ready to explore the unknown



## Agenda

Introduction: Hexagon baseband

From research to tooling

**Demo: Fuzzing Hexagon** 

Opening up baseband security




# Fuzzing the Hexagon baseband: we share our tooling


#### **Architecture Components**

Our Hexagon baseband fuzzer consists of following components:

- **Config.** Set fuzzing parameters and breakpoint addresses
- Harness. Rust harness to interact with LibAFL to set breakpoints, fuzz target, monitor process and process coverage
- **IIDAFL.** Hook into firmware and introspect
- **QEMU.** Emulate the Hexagon firmware and get coverage feedback
- **Order Ghidra scripts.** Improve understanding of decompiled code and progress boot



## Demo



## Agenda

Introduction: Hexagon baseband

From research to tooling

Demo: Fuzzing Hexagon

## **Opening up baseband security**

## We refine and integrate our tool to enable successful vulnerability research

| Goal               | Approach  |                     |  |
|--------------------|---|---------------------|--|
| Targeted           | 1. Map critical functions   | 同部分增同               | 💙 Thank you 💙                            |
| fuzzing            | 2. Map exposure: Identify functions that can be triggered from phone/SIM  | 1.9                 | <ul> <li>Androm3da</li> </ul>            |
|                    | 3. Optimize fuzzing harness to dynamically adapt to the target function   | A CONTRACTOR        | <ul><li>CUB3D</li><li>domenukk</li></ul> |
|                    |   | 合理 电分析              | <ul> <li>Janne</li> </ul>                |
| Optimize<br>CLADE2 | 1. Decompress CLADE2 segments to enable proper task initialization  |                     | <ul> <li>nlitsme</li> </ul>              |
| decompression      | <ol> <li>Ghidra integration: Integrate decompressed output with Ghidra to<br/>refine decompiled code</li> </ol> |                     | ■ nsr                                    |
|                    |   |                     | <ul> <li>Mzakocs</li> </ul>              |
| On-device          | Dynamic testing on iPhone:  |                     | <ul> <li>toshipiazza</li> </ul>          |
| verification       | Trigger crashes, eg. using an SDR   |                     | •  |
|                    |   | GitHub              |  |
| Integrate with     | Integrate Hexagon fuzzer with FirmWire  | СППП                |  |
| existing tools     |   | srlabs/hexagon_fuzz |  |